{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:24:00Z","timestamp":1725611040611},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,10,28]],"date-time":"2022-10-28T00:00:00Z","timestamp":1666915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,10,28]],"date-time":"2022-10-28T00:00:00Z","timestamp":1666915200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,10,28]]},"DOI":"10.1109\/icta56932.2022.9963056","type":"proceedings-article","created":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T21:06:48Z","timestamp":1670015208000},"page":"158-159","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of CNN Heterogeneous Scheme Based on Domestic FPGA with RISC-V Soft Core CPU"],"prefix":"10.1109","author":[{"given":"Hailong","family":"Wu","sequence":"first","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University,China"}]},{"given":"Jindong","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University,China"}]},{"given":"Xiang","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Technology, Sun Yat-sen University,China"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SIU53274.2021.9477998"},{"key":"ref3","article-title":"Going Deeper with Embedded FPGA Platform for Convolutional Neural Network","author":"j","year":"0","journal-title":"the 2016 ACM\/SIGDA International Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.784091"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2705069"},{"key":"ref1","article-title":"Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks","author":"c","year":"0","journal-title":"the 2015 ACM\/SIGDA International Symposium ACM"}],"event":{"name":"2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","start":{"date-parts":[[2022,10,28]]},"location":"Xi'an, China","end":{"date-parts":[[2022,10,30]]}},"container-title":["2022 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9962812\/9962965\/09963056.pdf?arnumber=9963056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T20:01:17Z","timestamp":1671480077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9963056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,28]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icta56932.2022.9963056","relation":{},"subject":[],"published":{"date-parts":[[2022,10,28]]}}}