{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T15:21:20Z","timestamp":1769008880352,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,27]],"date-time":"2023-10-27T00:00:00Z","timestamp":1698364800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,27]],"date-time":"2023-10-27T00:00:00Z","timestamp":1698364800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,27]]},"DOI":"10.1109\/icta60488.2023.10363786","type":"proceedings-article","created":{"date-parts":[[2023,12,28]],"date-time":"2023-12-28T14:21:00Z","timestamp":1703773260000},"page":"128-129","source":"Crossref","is-referenced-by-count":6,"title":["A 40nm 5-16Tops\/W@INT8 eFlash In-Memory Computing SoC Chip with Noise Suppression and Compensation Techniques to Improve the Accuracy"],"prefix":"10.1109","author":[{"given":"Guangyao","family":"Wang","sequence":"first","affiliation":[{"name":"Beihang Univerisity"}]},{"given":"Yuexi","family":"Lv","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab"}]},{"given":"Yu","family":"Tian","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab"}]},{"given":"Jian","family":"Zhang","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab"}]},{"given":"Carol","family":"Guo","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab"}]},{"given":"Tianshuo","family":"Bai","sequence":"additional","affiliation":[{"name":"Beihang Univerisity"}]},{"given":"Biao","family":"Pan","sequence":"additional","affiliation":[{"name":"Beihang Univerisity"}]},{"given":"Derek","family":"Wang","sequence":"additional","affiliation":[{"name":"Zhicun Research Lab"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang Univerisity"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830276"},{"key":"ref2","first-page":"24","article-title":"A 12nm 121-TOPS\/W 41.6-TOPS\/mm2All Digital Full Precision SRAM-based Compute-in-Memory with Configurable Bit-width For AI Edge Applications","author":"Lee","year":"2022","journal-title":"VLSI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202200029"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317870"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/tnnls.2017.2778940"}],"event":{"name":"2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","location":"Hefei, China","start":{"date-parts":[[2023,10,27]]},"end":{"date-parts":[[2023,10,29]]}},"container-title":["2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10363774\/10363775\/10363786.pdf?arnumber=10363786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:30:04Z","timestamp":1755545404000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10363786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,27]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icta60488.2023.10363786","relation":{},"subject":[],"published":{"date-parts":[[2023,10,27]]}}}