{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T13:41:45Z","timestamp":1774964505569,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T00:00:00Z","timestamp":1729814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T00:00:00Z","timestamp":1729814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004608","name":"Natural Science Foundation of Jiangsu Province","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004608","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,25]]},"DOI":"10.1109\/icta64028.2024.10860292","type":"proceedings-article","created":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T18:34:22Z","timestamp":1738866862000},"page":"88-89","source":"Crossref","is-referenced-by-count":2,"title":["Cache-Like Dual-Port SOT-MRAM with Read-while-Write Access Strategy"],"prefix":"10.1109","author":[{"given":"Keyang","family":"Zhang","sequence":"first","affiliation":[{"name":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"}]},{"given":"Bo","family":"Liu","sequence":"additional","affiliation":[{"name":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"}]},{"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"Southeast University,National ASIC System Engineering Center,Nanjing,China,210096"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"853","DOI":"10.7873\/DATE.2013.180","volume-title":"IEEE DATE","author":"Bi","year":"2013"},{"issue":"3","key":"ref2","first-page":"293","volume-title":"IEEE JESTCS","volume":"6","author":"Seo","year":"2016"},{"key":"ref3","first-page":"409","volume-title":"Great Lakes Symposium on VLSI","author":"Bishnoi"},{"issue":"4","key":"ref4","first-page":"1116","volume-title":"JSSC","volume":"56","author":"Natsui","year":"2021"},{"key":"ref5","first-page":"132","volume-title":"ISSCC","author":"Noguchi"},{"key":"ref6","first-page":"1","volume-title":"IEDM","author":"Gupta"},{"issue":"4","key":"ref7","first-page":"1283","volume-title":"ISSCC","volume":"59","author":"Shimoi"}],"event":{"name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","location":"Hangzhou, China","start":{"date-parts":[[2024,10,25]]},"end":{"date-parts":[[2024,10,27]]}},"container-title":["2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10860283\/10860285\/10860292.pdf?arnumber=10860292","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T06:29:09Z","timestamp":1738909749000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10860292\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,25]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/icta64028.2024.10860292","relation":{},"subject":[],"published":{"date-parts":[[2024,10,25]]}}}