{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:49:59Z","timestamp":1765039799094,"version":"3.37.0"},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T00:00:00Z","timestamp":1729814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T00:00:00Z","timestamp":1729814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,25]]},"DOI":"10.1109\/icta64028.2024.10860426","type":"proceedings-article","created":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T18:34:22Z","timestamp":1738866862000},"page":"222-223","source":"Crossref","is-referenced-by-count":2,"title":["A RISC-V Processor with Custom Instructions for Spiking Neural Network Acceleration"],"prefix":"10.1109","author":[{"given":"Feihong","family":"Dong","sequence":"first","affiliation":[{"name":"Southern University of Science and Technology,College of Engineering,Shenzhen,China"}]},{"given":"Linjie","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"}]},{"given":"Cunyang","family":"Luan","sequence":"additional","affiliation":[{"name":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"}]},{"given":"Ruiyi","family":"Sun","sequence":"additional","affiliation":[{"name":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"}]},{"given":"Yongkui","family":"Yang","sequence":"additional","affiliation":[{"name":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences,Shenzhen,China"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-97-9314-3_12"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116516"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tbcas.2018.2880425"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA57654.2024.00023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181726"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2023.3307408"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"}],"event":{"name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","start":{"date-parts":[[2024,10,25]]},"location":"Hangzhou, China","end":{"date-parts":[[2024,10,27]]}},"container-title":["2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10860283\/10860285\/10860426.pdf?arnumber=10860426","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T06:51:11Z","timestamp":1738911071000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10860426\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,25]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icta64028.2024.10860426","relation":{},"subject":[],"published":{"date-parts":[[2024,10,25]]}}}