{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:26:57Z","timestamp":1759332417826,"version":"3.37.0"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T00:00:00Z","timestamp":1729814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,25]],"date-time":"2024-10-25T00:00:00Z","timestamp":1729814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006190","name":"Research and Development","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006190","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,10,25]]},"DOI":"10.1109\/icta64028.2024.10860696","type":"proceedings-article","created":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T18:34:22Z","timestamp":1738866862000},"page":"40-41","source":"Crossref","is-referenced-by-count":1,"title":["An FPGA-based QDI Asynchronous Circuits Design Methodology"],"prefix":"10.1109","author":[{"given":"Guangyao","family":"Lin","sequence":"first","affiliation":[{"name":"Sun Yat-sen University,School of Microelectronics Science and Technology"}]},{"given":"Jinghai","family":"Wang","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Microelectronics Science and Technology"}]},{"given":"Zeyang","family":"Xu","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Microelectronics Science and Technology"}]},{"given":"Zhiyi","family":"Yu","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Microelectronics Science and Technology"}]},{"given":"Shanlin","family":"Xiao","sequence":"additional","affiliation":[{"name":"Sun Yat-sen University,School of Microelectronics Science and Technology"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018139"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.13"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00011"},{"author":"Wolf","key":"ref4","article-title":"The Yosys Open Synthesis Suite"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"}],"event":{"name":"2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)","start":{"date-parts":[[2024,10,25]]},"location":"Hangzhou, China","end":{"date-parts":[[2024,10,27]]}},"container-title":["2024 IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10860283\/10860285\/10860696.pdf?arnumber=10860696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T06:55:29Z","timestamp":1738911329000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10860696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,25]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/icta64028.2024.10860696","relation":{},"subject":[],"published":{"date-parts":[[2024,10,25]]}}}