{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T13:48:08Z","timestamp":1725716888693},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,21]],"date-time":"2020-10-21T00:00:00Z","timestamp":1603238400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10,21]]},"DOI":"10.1109\/ictc49870.2020.9289390","type":"proceedings-article","created":{"date-parts":[[2020,12,21]],"date-time":"2020-12-21T22:58:16Z","timestamp":1608591496000},"page":"1356-1360","source":"Crossref","is-referenced-by-count":4,"title":["Gen-Z Memory Pool System Architecture"],"prefix":"10.1109","author":[{"given":"Wonok","family":"Kwon","sequence":"first","affiliation":[]},{"given":"Chanho","family":"Park","sequence":"additional","affiliation":[]},{"given":"Myeonghoon","family":"Oh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Gen-Z Core Specification ver 1 0","year":"2018","key":"ref4"},{"year":"0","key":"ref3","article-title":"Gen-Z Consortium"},{"year":"2020","key":"ref10","article-title":"Gen-Z memory servers loom on the horizon"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICTC46691.2019.8939898"},{"journal-title":"Xilinx UltraScale+ devices integrated 100G Ethernet subsystem v 2 5 Product guide","year":"2018","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.2018-0021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.2018-0156"},{"year":"0","key":"ref8","article-title":"Intelliprop productor"},{"journal-title":"Gen-Z industry enablement and demonstration FPGA guide","year":"2017","key":"ref7"},{"key":"ref2","article-title":"Gen-Z: Communicatin at the speed of memory","author":"krause","year":"0","journal-title":"2017 The Journal of Supercomputing"},{"year":"2019","key":"ref9","article-title":"Gen-Z memory module (ZMM), SMART modular technologies"},{"year":"0","key":"ref1","article-title":"The Machine: The Future of Computing"}],"event":{"name":"2020 International Conference on Information and Communication Technology Convergence (ICTC)","start":{"date-parts":[[2020,10,21]]},"location":"Jeju, Korea (South)","end":{"date-parts":[[2020,10,23]]}},"container-title":["2020 International Conference on Information and Communication Technology Convergence (ICTC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9289075\/9289076\/09289390.pdf?arnumber=9289390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T00:12:20Z","timestamp":1656375140000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9289390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,21]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ictc49870.2020.9289390","relation":{},"subject":[],"published":{"date-parts":[[2020,10,21]]}}}