{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T10:39:13Z","timestamp":1769078353339,"version":"3.49.0"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,11]],"date-time":"2023-10-11T00:00:00Z","timestamp":1696982400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,11]],"date-time":"2023-10-11T00:00:00Z","timestamp":1696982400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100010238","name":"K2","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100010238","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100010002","name":"Ministry of Education","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100010002","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,11]]},"DOI":"10.1109\/ictc58733.2023.10393374","type":"proceedings-article","created":{"date-parts":[[2024,1,23]],"date-time":"2024-01-23T20:43:20Z","timestamp":1706042600000},"page":"1572-1577","source":"Crossref","is-referenced-by-count":0,"title":["Lightweighted Shallow CTS Techniques for Checking Clock Tree Synthesizable Paths and Optimizing Clock Tree in RTL Design Time"],"prefix":"10.1109","author":[{"given":"Nayoung","family":"Kwon","sequence":"first","affiliation":[{"name":"Kyungpook National University,School of Electronic and Electrical Engineering"}]},{"given":"Daejin","family":"Park","sequence":"additional","affiliation":[{"name":"Kyungpook National University,School of Electronic and Electrical Engineering"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3123978"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2290083"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942063"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS53924.2021.9665516"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICSSS49621.2020.9202022"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC54506.2022.9748153"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC56007.2022.10031461"},{"issue":"10","key":"ref8","first-page":"1537","article-title":"Lightweighted CTS Preconstruction Techniques for Checking Clock Tree Synthesizable Paths in RTL Design Time (KCI)","volume":"26","author":"Kwon","year":"2022","journal-title":"Journal of the Korea Institute of Information and Communication Engineering"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.46300\/9106.2021.15.65"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927229"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753535"}],"event":{"name":"2023 14th International Conference on Information and Communication Technology Convergence (ICTC)","location":"Jeju Island, Korea, Republic of","start":{"date-parts":[[2023,10,11]]},"end":{"date-parts":[[2023,10,13]]}},"container-title":["2023 14th International Conference on Information and Communication Technology Convergence (ICTC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10391854\/10391860\/10393374.pdf?arnumber=10393374","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T05:18:15Z","timestamp":1706764695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10393374\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/ictc58733.2023.10393374","relation":{},"subject":[],"published":{"date-parts":[[2023,10,11]]}}}