{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:41:51Z","timestamp":1771612911765,"version":"3.50.1"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T00:00:00Z","timestamp":1760400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T00:00:00Z","timestamp":1760400000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,14]]},"DOI":"10.1109\/ictc66702.2025.11387968","type":"proceedings-article","created":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:55:29Z","timestamp":1771534529000},"page":"371-375","source":"Crossref","is-referenced-by-count":1,"title":["Chipkill-Level ECC Using 4-Bit Symbol Reed-Solomon Codes for DDR5 DRAM"],"prefix":"10.1109","author":[{"given":"Taeuk","family":"Ha","sequence":"first","affiliation":[{"name":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gyuri","family":"Kim","sequence":"additional","affiliation":[{"name":"Sungkyunkwan University,Department of Electrical and Computer Engineering,Suwon,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chanki","family":"Kim","sequence":"additional","affiliation":[{"name":"Jeonbuk National University,Department of Computer Science and Artificial Intelligence,Jeonju,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sang-Hyo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051122"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19509"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2435018"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.30"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14091812"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD63220.2024.00069"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC64972.2025.10879667"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC62682.2024.10762528"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICTC66702.2025.11389017"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.16301"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC64972.2025.10879768"},{"key":"ref13","first-page":"5","article-title":"A white paper on the benefits of Chipkill-correct ECC for PC server main memory","author":"Dell","year":"1997","journal-title":"IBM Microelectronics Div., White Paper 11.1-23"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2024.3351695"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071066"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1137\/0108018"},{"key":"ref17","year":"2013","journal-title":"BIOS and Kernel Developer\u2019s Guide (BKDG) for AMD Family 15h Models 00h-0Fh Processors"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.7717\/peerj-cs.359"},{"key":"ref20","article-title":"Field-effect transistor memory","volume-title":"U.S. Patent","author":"Dennard","year":"1968"},{"key":"ref21","year":"2012","journal-title":"DDR4 SDRAM Standard, JESD79-4"},{"key":"ref22","year":"2020","journal-title":"DDR5 SDRAM Standard, JESD79-5"},{"key":"ref23","year":"2007","journal-title":"BIOS and Kernel Developer\u2019s Guide for AMD NPT Family 0Fh Processors"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2322599"}],"event":{"name":"2025 16th International Conference on Information and Communication Technology Convergence (ICTC)","location":"Jeju, Korea, Republic of","start":{"date-parts":[[2025,10,14]]},"end":{"date-parts":[[2025,10,17]]}},"container-title":["2025 16th International Conference on Information and Communication Technology Convergence (ICTC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11387762\/11387791\/11387968.pdf?arnumber=11387968","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T07:20:16Z","timestamp":1771572016000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11387968\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,14]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/ictc66702.2025.11387968","relation":{},"subject":[],"published":{"date-parts":[[2025,10,14]]}}}