{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T03:52:20Z","timestamp":1725594740948},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,7,1]],"date-time":"2019-07-01T00:00:00Z","timestamp":1561939200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,7]]},"DOI":"10.1109\/icufn.2019.8806196","type":"proceedings-article","created":{"date-parts":[[2019,8,23]],"date-time":"2019-08-23T00:17:36Z","timestamp":1566519456000},"page":"214-217","source":"Crossref","is-referenced-by-count":0,"title":["Development of an Open ISA GPGPU for Edge Device Machine Learning Applications"],"prefix":"10.1109","author":[{"given":"Yu-Xiang","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jhi-Han","family":"Jheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dun-Jie","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Ho","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"CUDA-on-CL: a compiler and runtime for running NVIDIA&#x00AE; CUDA&#x2122; C++ 11 applications on OpenCL&#x2122; 1.2 Devices","author":"hugh","year":"2017","journal-title":"Proc of the 5th Intl Workshop on OpenCL"},{"journal-title":"The HSA Foundation","article-title":"HSA Programmer's Reference Manual: HSAIL Virtual ISA and Programming Model, Compiler Writer, and Object Format (BRIG) Version 1.0 Final","year":"2015","key":"ref3"},{"key":"ref6","article-title":"The support of an experimental OpenCL compiler on HSA environments","author":"chun-chieh","year":"2015","journal-title":"Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA)"},{"journal-title":"CLBlast A Tuned OpenCL BLAS Library","year":"2017","author":"cedric","key":"ref5"},{"journal-title":"GPU Warp Scheduling Using Memory Stall Sampling on CASLAB-GPUSIM","year":"2017","author":"chiu","key":"ref2"},{"year":"0","key":"ref1"}],"event":{"name":"2019 Eleventh International Conference on Ubiquitous and Future Networks (ICUFN)","start":{"date-parts":[[2019,7,2]]},"location":"Zagreb, Croatia","end":{"date-parts":[[2019,7,5]]}},"container-title":["2019 Eleventh International Conference on Ubiquitous and Future Networks (ICUFN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8790385\/8805912\/08806196.pdf?arnumber=8806196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:51:01Z","timestamp":1658155861000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8806196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/icufn.2019.8806196","relation":{},"subject":[],"published":{"date-parts":[[2019,7]]}}}