{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:16Z","timestamp":1759146316662,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/icumt.2009.5345363","type":"proceedings-article","created":{"date-parts":[[2009,12,10]],"date-time":"2009-12-10T10:43:49Z","timestamp":1260441829000},"page":"1-7","source":"Crossref","is-referenced-by-count":12,"title":["A parameterized NoC simulator using OMNet++"],"prefix":"10.1109","author":[{"given":"R.","family":"Al-Badi","sequence":"first","affiliation":[]},{"given":"M.","family":"Al-Riyami","sequence":"additional","affiliation":[]},{"given":"N.","family":"Alzeidi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2001.934860"},{"key":"17","doi-asserted-by":"crossref","first-page":"228","DOI":"10.1117\/12.498809","article-title":"Switch-based interconnect architecture for future systems on chip","volume":"5117","author":"pande","year":"2003","journal-title":"VLSI Circuits and Systems Proc SPIE"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/292469.292472"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.817384"},{"journal-title":"Simulating Computer Systems Techniques and Tools","year":"1987","author":"macdougall","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1275299"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.848972"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511612398"},{"journal-title":"Principles and Practices of Interconnection Networks","year":"2004","author":"dally","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/12.936230"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"journal-title":"OMNeT++ Community Site","year":"0","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","article-title":"Low-power network-on-chip for high-performance SoC design","volume":"14","author":"lee","year":"2006","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"journal-title":"Computer Systems Performance Evaluation and Prediction","year":"2003","author":"fortier","key":"7"},{"journal-title":"Interconnection Networks An Engineering Approach","year":"2003","author":"duato","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"journal-title":"Modeling and Analysis An Introduction to System Performance Evaluation Methodology","year":"1978","author":"kobayashi","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289660"}],"event":{"name":"Workshops (ICUMT)","start":{"date-parts":[[2009,10,12]]},"location":"St. Petersburg, Russia","end":{"date-parts":[[2009,10,14]]}},"container-title":["2009 International Conference on Ultra Modern Telecommunications & Workshops"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5340227\/5345316\/05345363.pdf?arnumber=5345363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T22:40:41Z","timestamp":1497825641000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5345363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/icumt.2009.5345363","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}