{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:13:37Z","timestamp":1725437617909},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183129","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"149-154","source":"Crossref","is-referenced-by-count":3,"title":["A fault-independent transitive closure algorithm for redundancy identification"],"prefix":"10.1109","author":[{"given":"V.J.","family":"Mehta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.K.","family":"Dave","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1989.63374"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527414"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.502203"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527905"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1992.232764"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref17","first-page":"397","article-title":"VICTOR: A Fast VLSI Testability Analysis Program","author":"ratiu","year":"1982","journal-title":"Proc Of the IEEE International Test Conference"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.3140"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.238038"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.60606"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676174"},{"journal-title":"Introduction to Algorithms","year":"1990","author":"cormen","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994683"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1996.555127"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(89)90059-X"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600290"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183129.pdf?arnumber=1183129","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:04:08Z","timestamp":1489435448000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183129\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183129","relation":{},"subject":[]}}