{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T02:49:08Z","timestamp":1726368548560},"reference-count":25,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183146","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"255-260","source":"Crossref","is-referenced-by-count":6,"title":["High level synthesis from Sim-nML processor models"],"prefix":"10.1109","author":[{"given":"S.","family":"Basu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Moona","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597161"},{"article-title":"Describing Instruction Sets Using nML (Extended Version)","year":"1995","author":"fauth","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1993.404482"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585857"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136636"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1996.558311"},{"key":"ref16","first-page":"492","article-title":"Specifying Representations of Machine Instructions","author":"raksey","year":"1997","journal-title":"ACM Transaction on Programming Languages and Systems"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307549"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.6312154"},{"key":"ref19","article-title":"Automated Synthesis of Data Paths in Digital Systems","author":"tseng","year":"1986","journal-title":"IEEE Transactions on Computer Aided Design"},{"journal-title":"Disassembler using high level processor models","year":"1999","author":"jain","key":"ref4"},{"journal-title":"An Automatic Assembler Generator for Sim-nML Description Language","year":"2000","author":"kumari","key":"ref3"},{"journal-title":"Generation of GCC Backend from Sim-nML Processor Description","year":"2001","author":"bhattacharya","key":"ref6"},{"journal-title":"Retargettable Code Generation using Sim-nML Machine Description","year":"2000","author":"pogde","key":"ref5"},{"key":"ref8","first-page":"424","article-title":"Retargetable Functional Simulator Using High Level Processor Models","author":"chandra","year":"2000","journal-title":"Thirteenth International Conference on VLSI Design"},{"journal-title":"Retargetable functional simulator","year":"1999","author":"chandra","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3636-9","author":"gajski","year":"1992","journal-title":"High Level Synthesis Introduction to Chip and Systems Design"},{"journal-title":"Retargetable Profiling Tools and their Application in Cache Simulation and Code Instrumentation","year":"1999","author":"rajiv","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2000.855183"},{"key":"ref20","first-page":"337","article-title":"The System Architect's Workbench","author":"thomas","year":"1988","journal-title":"Proceedings of the 25th ACM\/IEEE Design Automation Conference"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-8668-9","author":"bhatnagar","year":"1999","journal-title":"Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and Prime Time"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-35498-9_52"},{"journal-title":"DesignWare Library Manual","year":"0","key":"ref24"},{"journal-title":"OpenBook Reference Manual","year":"0","key":"ref23"},{"key":"ref25","first-page":"663","article-title":"Synthesis of Application Specific Instruction Sets","author":"despian","year":"1995","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183146.pdf?arnumber=1183146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T08:35:58Z","timestamp":1585125358000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183146","relation":{},"subject":[]}}