{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:30:16Z","timestamp":1725384616297},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183167","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"388-394","source":"Crossref","is-referenced-by-count":0,"title":["Interface design techniques for single-chip systems"],"prefix":"10.1109","author":[{"given":"R.H.","family":"Bell","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.K.","family":"John","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Probability and Statistics","year":"1982","author":"trivedi","key":"ref10"},{"key":"ref11","first-page":"92","article-title":"Interface Synthesis: Issues and Approaches","author":"rajawat","year":"2000","journal-title":"IEEE Conference on VLSI Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326846"},{"key":"ref13","first-page":"227","article-title":"Interface Synthesis for IP-Based Design","author":"park","year":"2000","journal-title":"IEEE Asia-Pacific Conference on ASIC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621435"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106028"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.820055"},{"key":"ref3","article-title":"Power4 Focuses on Memory Band-width","author":"diefendorff","year":"1999","journal-title":"Microprocessor Report"},{"key":"ref6","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","first-page":"199","article-title":"Exploring the Design Space of Future CMPs","author":"huk","year":"2001","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"journal-title":"Superscalar Microprocessor Design","year":"1990","author":"johnson","key":"ref8"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessey","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.127442"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183167.pdf?arnumber=1183167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:03:56Z","timestamp":1489449836000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183167","relation":{},"subject":[]}}