{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:01:12Z","timestamp":1725451272322},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183169","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"401-408","source":"Crossref","is-referenced-by-count":7,"title":["Extending platform-based design to network on chip systems"],"prefix":"10.1109","author":[{"given":"J.-P.","family":"Soininen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Forsell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Pelkonen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Kreku","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.895853"},{"key":"ref11","first-page":"98","article-title":"Processor Evaluation in an Embedded Systems Design Environment","author":"gupta","year":"2000","journal-title":"Proc VLSI Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774803"},{"key":"ref14","first-page":"86","article-title":"Configurable Memory Organisation for Communication Systems","author":"soininen","year":"2002","journal-title":"Proc Euromicro Digital Systems and Design Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.970421"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2000.840047","article-title":"A Generic Architecture for On-Chip Packet-Switched Interconnections","author":"guerrier","year":"2000","journal-title":"Proc of Design Automation and Test in Europe"},{"key":"ref8","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref2","first-page":"235","author":"chang","year":"1999","journal-title":"Survining the SOC Revolution - A Guide to Platform-Based Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976918"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.675632"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183169.pdf?arnumber=1183169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T04:36:03Z","timestamp":1585110963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183169","relation":{},"subject":[]}}