{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:36:37Z","timestamp":1729629397507,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183188","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"527-532","source":"Crossref","is-referenced-by-count":12,"title":["Minimum dynamic power CMOS circuit design by a reduced constraint set linear program"],"prefix":"10.1109","author":[{"given":"T.","family":"Raja","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"326","article-title":"TILOS: A Posynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"Proc IEEE International Conf Computer-Aided Design"},{"journal-title":"AMPL A Modeling Language for Mathematical Programming","year":"1993","author":"fourer","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809264"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643360"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052622"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1145\/37888.37940","article-title":"dagon: technology binding and local optimization by dag matching","author":"keutzer","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6319-8"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"},{"journal-title":"Low Power Design Methodologies","year":"1995","author":"rabaey","key":"ref18"},{"article-title":"A Reduced Constraint Set Linear Program for Low Power Design of Digital Circuits","year":"2002","author":"raja","key":"ref19"},{"key":"ref4","first-page":"183","article-title":"Using Gate Sizing to Reduce Glitch Power","author":"berkelaar","year":"1996","journal-title":"Proc of the proRISC Workshop on Circuits Systems and Signal Processing"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856054"},{"key":"ref3","first-page":"1424","article-title":"Computing Entire Area\/Power Consumption versus Delay Trade-off Curve for Gate Sizing Using a Piecewise Linear Simulator","volume":"15","author":"berkelaar","year":"1996","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1995.512127"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/EDAC.1990.136648","article-title":"Transistor Sizing in MOS Digital Circuits with Linear Programming","author":"berkelaar","year":"1990","journal-title":"Proc of the European Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408755"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745194"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8546-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568075"},{"journal-title":"Low-Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"ref20"},{"journal-title":"CMOS Digital Circuit Technology","year":"1988","author":"shoji","key":"ref22"},{"key":"ref21","article-title":"Transistor Sizing for Switching Activity Reduction in Digital Circuits","author":"schimpfle","year":"1999","journal-title":"Proc Europ Conf Theory Design"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.1000"},{"journal-title":"Asynchronous Sequential Switching Circuits","year":"1969","author":"unger","key":"ref26"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1145\/157485.164577","article-title":"technology decomposition and mapping targeting low power dissipation","author":"tsui","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183188.pdf?arnumber=1183188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T08:36:09Z","timestamp":1585125369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183188","relation":{},"subject":[]}}