{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T16:23:02Z","timestamp":1743697382850,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183191","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"546-551","source":"Crossref","is-referenced-by-count":6,"title":["Low-energy BIST design for scan-based logic circuits"],"prefix":"10.1109","author":[{"given":"B.B.","family":"Bhattacharya","sequence":"first","affiliation":[]},{"given":"S.C.","family":"Seth","sequence":"additional","affiliation":[]},{"family":"Sheng Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580035"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1999","author":"abramovici","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805617"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.998630"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"journal-title":"SIS A system for sequential circuit synthesis Tech Rep UCB\/ERL M92141","year":"1992","author":"sentovich","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843822"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"year":"0","key":"ref8"},{"key":"ref7","first-page":"1048","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE TCAD"},{"key":"ref2","first-page":"848","article-title":"DS-LFSR: A new BIST TPG for low heat dissipation","author":"wang","year":"1997","journal-title":"Proc ITC"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref9","article-title":"Experimental analysis of heuristics for the ATSP","author":"johnson","year":"2002","journal-title":"The Traveling Salesman Problem and Its Variations"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183191.pdf?arnumber=1183191","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:08:59Z","timestamp":1497557339000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183191\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183191","relation":{},"subject":[]}}