{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:27:18Z","timestamp":1761647238361},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183192","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"552-557","source":"Crossref","is-referenced-by-count":21,"title":["Genetic algorithm based approach for low power combinational circuit testing"],"prefix":"10.1109","author":[{"given":"S.","family":"Chattopadhyay","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Choudhary","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"260","article-title":"Reordering Test Pattern with Don't Cares for Minimizing Power Dissipation During Combinational Circuit Testing","author":"chattopadhyay","year":"2001","journal-title":"The Fourth International Conference on Information Technology"},{"journal-title":"Digital Circuit Testing and Testability","year":"1997","author":"lala","key":"ref3"},{"journal-title":"VLSI Custom Micro Electronics","year":"1999","author":"hurst","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670912"},{"journal-title":"Machine Learning","year":"1997","author":"mitchell","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745121"},{"key":"ref12","first-page":"416","article-title":"A Tool for Energy Conscious Weighted Random Pattern Testing","year":"1999","journal-title":"12th International Conference on VLSI Design"},{"journal-title":"Introduction to Algorithms","year":"1990","author":"cormen","key":"ref8"},{"journal-title":"Parallel Algorithms for VLSI Computer Aided Design","year":"1994","author":"banerjee","key":"ref7"},{"journal-title":"Low Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"ref2"},{"journal-title":"The Travelling Salesman Problem A Case Study in Local Optimization - in Local Search in Combinational Optimization","year":"1996","author":"johnson","key":"ref9"},{"key":"ref1","article-title":"On the Generation of Test Patterns for Combinational Circuits","author":"lee","year":"1993","journal-title":"Technical Report 93-12"}],"event":{"name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","acronym":"ICVD-03","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183192.pdf?arnumber=1183192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:04:46Z","timestamp":1489435486000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183192","relation":{},"subject":[]}}