{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:24:57Z","timestamp":1725395097163},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2003.1183197","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"585-590","source":"Crossref","is-referenced-by-count":3,"title":["SoC synthesis with automatic hardware-software interface generation"],"prefix":"10.1109","author":[{"given":"A.","family":"Singh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Chhabra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gangwar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.K.","family":"Dwivedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Balakrishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ASPDAC.2002.994928"},{"year":"1996","author":"gyllenhaal","journal-title":"HMDES version 2 0 specification IMPACT","key":"ref3"},{"year":"0","key":"ref10"},{"key":"ref6","first-page":"171","article-title":"conditional speculation and its effects on performance and area for high-level synthesis","author":"gupta","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"year":"0","key":"ref11"},{"key":"ref5","article-title":"EXPRESSION: An ADL for System Level Design Exploration","author":"grun","year":"1998","journal-title":"Technical Report 98-29"},{"year":"0","journal-title":"Synthesis Methodology for Real-Time Embedded Systems for Vision and Image Processing","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/2.839323"},{"key":"ref7","article-title":"LISA — Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures","author":"pees","year":"1999","journal-title":"Proc DAC"},{"key":"ref2","article-title":"Interface Synthesis: Issues and Approaches","author":"rajawat","year":"2000","journal-title":"Proc Int Conf VLSI Design"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/ICVD.2001.902643"},{"year":"0","author":"ananian","journal-title":"Silicon C A Hardware Backend for SUIF","key":"ref1"}],"event":{"acronym":"ICVD-03","name":"16th International Conference on VLSI Design. Concurrently with the 2nd International Conference on Embedded Systems Design","location":"New Delhi, India"},"container-title":["16th International Conference on VLSI Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8427\/26547\/01183197.pdf?arnumber=1183197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:04:51Z","timestamp":1489435491000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/icvd.2003.1183197","relation":{},"subject":[]}}