{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T11:09:33Z","timestamp":1725448173334},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260913","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"115-121","source":"Crossref","is-referenced-by-count":0,"title":["Towards the complete elimination of gate\/switch level simulations"],"prefix":"10.1109","author":[{"given":"N.","family":"Krishnamurthy","sequence":"first","affiliation":[]},{"given":"J.","family":"Bhadra","sequence":"additional","affiliation":[]},{"given":"M.S.","family":"Abadir","sequence":"additional","affiliation":[]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"RTL Coding Styles That Yield Simulation and Synthesis Mismatches","year":"1999","author":"cummings","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.125092"},{"journal-title":"Conformal Logic Equivalence Checker (LEC)","year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IVC.1997.588528"},{"article-title":"Principles of CMOS VLSI Design: A Systems Perspective","year":"1993","author":"weste","key":"ref11"},{"key":"ref5","article-title":"Understanding Semantic Inconsistency","author":"foster","year":"0","journal-title":"White Paper"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.895007"},{"key":"ref7","article-title":"Equivalence Checking for SOC Custom Blocks","author":"napper","year":"2001","journal-title":"Cover Story Integrated System Design"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0023717"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/BF01383966"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270310"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260913.pdf?arnumber=1260913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:04:20Z","timestamp":1489446260000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260913","relation":{},"subject":[]}}