{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T06:47:54Z","timestamp":1763016474100},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260922","type":"proceedings-article","created":{"date-parts":[[2004,6,30]],"date-time":"2004-06-30T19:38:21Z","timestamp":1088624301000},"page":"183-188","source":"Crossref","is-referenced-by-count":21,"title":["Partial tag comparison: a new technology for power-efficient set-associative cache designs"],"prefix":"10.1109","author":[{"given":"R.","family":"Min","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhiyong Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yiming Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.-B.","family":"Jone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/313817.313948"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/MICRO.2001.991105"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/232973.232986"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MICRO.1994.717450"},{"key":"ref14","first-page":"140","article-title":"Modeling and analysis of the difference-bit cache","year":"1998","journal-title":"Proc of the 8th Great Lakes Symposium on VLSI"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/237090.237202"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/313817.313860","article-title":"Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation","author":"ghose","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/48012.48037"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/ICCD.2002.1106794"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/30350.30374"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCA.1993.698559"},{"key":"ref8","first-page":"49","article-title":"Reactive-associative caches","author":"vijaykumar","year":"2001","journal-title":"International Conference on Parallel Architectures and Compiler Techinques (PACT'01)"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/HPCA.1996.501190"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/40.476254"},{"key":"ref1","first-page":"63","article-title":"Cache design tradeoffs for power and performance optimization: A case study","author":"su","year":"1997","journal-title":"International Symposium on Low Power Electronics and Design"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/PACT.2002.1106013"}],"event":{"acronym":"ICVD-04","name":"17th International Conference on VLSI Design","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260922.pdf?arnumber=1260922","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:26:40Z","timestamp":1497601600000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260922\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260922","relation":{},"subject":[]}}