{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:23:12Z","timestamp":1763724192530},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260924","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"195-200","source":"Crossref","is-referenced-by-count":11,"title":["Gate sizing and buffer insertion using economic models for power optimization"],"prefix":"10.1109","author":[{"given":"A.K.","family":"Murugavel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Ranganathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Auctions for Network Resource Sharing","author":"lazar","year":"1997","journal-title":"Tech Rep CU\/CTR\/TR 468–97–02"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.2307\/1907266"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.293109"},{"key":"ref13","article-title":"Developing standard cells for TSMC 0.25um technology under MOSIS DEEP rules","author":"sulistyo","year":"2002","journal-title":"Tech Rep VISC-2002–02"},{"key":"ref14","article-title":"Gambit: Software tools for game theory","author":"mckelvey","year":"2002","journal-title":"California Inst of Tech Uni of Minnesota and Texas A & M Uni"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/329458.329473"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.736136"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.703932"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368668"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20010343"},{"key":"ref2","first-page":"446","article-title":"A practical gate resizing technique considering glitch reduction for low power design","author":"hashimoto","year":"1999","journal-title":"Proc of Design Automation Conference"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569578"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183176"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260924.pdf?arnumber=1260924","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:19:08Z","timestamp":1489432748000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260924\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260924","relation":{},"subject":[]}}