{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:37:34Z","timestamp":1725453454720},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260926","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"209-214","source":"Crossref","is-referenced-by-count":4,"title":["Low energy switch block for FPGAs"],"prefix":"10.1109","author":[{"given":"R.","family":"Krishnan","sequence":"first","affiliation":[]},{"given":"J.P.","family":"de Gyvez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777267"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-540-48302-1_28","article-title":"A New Switch Block for Segmented FPGAs","author":"imran masud","year":"1999","journal-title":"7 International Workshop on Field Programmable Logic and Applications"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.736659"},{"journal-title":"Datasheet Virtex\/VirtexE Xilinx Inc","year":"0","key":"ref5"},{"year":"2002","author":"kaviani","key":"ref8"},{"key":"ref7","article-title":"A Hybrid ASIC and FPGA Architecture","author":"zuchowski","year":"2002","journal-title":"ICCAD"},{"journal-title":"Architecture and CAD for Deep-Submicron FPGAs","year":"0","author":"rose","key":"ref2"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/611817.611821","article-title":"The Stratix Routing and Logic Architecture","author":"lewis","year":"2003","journal-title":"Proceedings of the 2003 ACM\/SIGDA Eleventh International Symposium on FPGAs"},{"key":"ref1","article-title":"Encoded-Low Swing For Ultra Low Power Interconnect","author":"krishnan","year":"2003","journal-title":"International Conference On Field Programmable Logic FPL 2003"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260926.pdf?arnumber=1260926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:12:11Z","timestamp":1497600731000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260926","relation":{},"subject":[]}}