{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,30]],"date-time":"2024-12-30T18:10:02Z","timestamp":1735582202621,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260944","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"329-334","source":"Crossref","is-referenced-by-count":3,"title":["Design and implementation of a parallel Verilog simulator: PVSim"],"prefix":"10.1109","author":[{"family":"Tun Li","sequence":"first","affiliation":[]},{"family":"Yang Guo","sequence":"additional","affiliation":[]},{"family":"Si-Kun Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.1995.404314"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"ref12","first-page":"81","article-title":"Parallel logic simulation on general purpose machines","author":"soule","year":"1999","journal-title":"Proc 26th Descign Automation Conf"},{"journal-title":"Parallel Algorithms for VLSI Computer-Aided Design","year":"1994","author":"banerjee","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846071"},{"key":"ref15","first-page":"68","article-title":"A heuristic circuit partition algorithm for parallel logic simulation","volume":"21","author":"tun","year":"1999","journal-title":"Systems Engineering and Electronics(in chiinese)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/185403.185424"},{"journal-title":"Quest II Parallel simulation of VHDL","year":"0","author":"wilsey","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.293940"},{"journal-title":"Auriga Product Family","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655851"},{"journal-title":"Verilog HDL Reference Manual","year":"2001","key":"ref2"},{"journal-title":"IEEE Standard VHDL Language Reference Manual","year":"1994","key":"ref1"},{"journal-title":"Tech Rep","article-title":"Implementation issues of Jade, s VHDL simulator","year":"1989","key":"ref9"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260944.pdf?arnumber=1260944","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:31:36Z","timestamp":1489437096000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260944\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260944","relation":{},"subject":[]}}