{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:19Z","timestamp":1759147639527,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260978","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"559-564","source":"Crossref","is-referenced-by-count":12,"title":["Evaluation of pausible clocking for interfacing high speed IP cores in GALS framework"],"prefix":"10.1109","author":[{"given":"J.","family":"Mekie","sequence":"first","affiliation":[]},{"given":"S.","family":"Chakraborty","sequence":"additional","affiliation":[]},{"given":"D.K.","family":"Sharma","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1994.656289"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref6","volume":"7","author":"seitz","year":"1980","journal-title":"System Timing Introduction to VLSI Systems Ch"},{"key":"ref11","article-title":"Wrapper design for high-speed gals systems","author":"mekie","year":"2003","journal-title":"Tech Rep 10–2003"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Systems","year":"1984","author":"chapiro","key":"ref5"},{"journal-title":"Globally-Asynchronous Locally-Synchronous Architechtures for VLSI Systems","year":"2001","author":"muttersbach","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/92.805755"},{"journal-title":"STARI A technique for high-bandwidth communication","year":"1993","author":"greenstreet","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634845"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727042"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260978.pdf?arnumber=1260978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:52:28Z","timestamp":1489456348000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260978","relation":{},"subject":[]}}