{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T03:52:41Z","timestamp":1730260361949,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1260979","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"565-570","source":"Crossref","is-referenced-by-count":2,"title":["A novel technique towards eliminating the global clock in VLSI circuits"],"prefix":"10.1109","author":[{"given":"G.","family":"Hazari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.P.","family":"Desai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref12","first-page":"78","article-title":"Cascade Voltage Switch Logic Design","author":"erdelyi","year":"1984","journal-title":"VLSI Design"},{"key":"ref13","first-page":"17","article-title":"Self-Timed Logic Using Current-Sensing Completion Detection (CSCD)","volume":"7","author":"dean","year":"1994","journal-title":"Journal of Signal Processing"},{"article-title":"Asynchronous Circuit Design: A Novel Technique Towards Eliminating the Global Clock in VLSI Circuits","year":"2002","author":"hazari","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1995.521489"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217579"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580151"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.743711"},{"key":"ref7","first-page":"50","article-title":"Evaluating benefits of Globally Asynchronous Locally Synchronous VLSI architecture","author":"meincke","year":"1998","journal-title":"16th Norchip"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.41504"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01260979.pdf?arnumber=1260979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:53:00Z","timestamp":1489456380000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1260979\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1260979","relation":{},"subject":[]}}