{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T22:50:01Z","timestamp":1769208601233,"version":"3.49.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261005","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"693-696","source":"Crossref","is-referenced-by-count":107,"title":["The Nostrum backbone-a communication protocol stack for Networks on Chip"],"prefix":"10.1109","author":[{"given":"M.","family":"Millberg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Nilsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Thid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jantsch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Parallel Computer Architecture - A Hardware Software Approach","author":"culler","year":"1999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1992.267796"},{"key":"ref12","article-title":"MicroNetwork-Based Integration of SoCs","author":"wingard","year":"2001","journal-title":"Proc of DAC 2001"},{"key":"ref13","article-title":"The Nostrum Protocol Stack and Suggested Services Provided by the Nostrum Backbone","author":"millberg","year":"2003","journal-title":"Technical Report TRITA-IMIT-LECS R 02 01"},{"key":"ref14","article-title":"Load distribution with the Proximity Congestion Awareness in a NoC","author":"nilsson","year":"2003","journal-title":"Proc IEEE DATE 2003"},{"key":"ref4","article-title":"A Generic Architecture for On-Chip Packet-Switched Interconnections","author":"guerrier","year":"2000","journal-title":"Proc of DATE 2000"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115369"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379045"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998309"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"ref2","first-page":"70ff","volume":"35","author":"benini","year":"2002","journal-title":"Networks on Chips A New SoC Paradigm"},{"key":"ref1","year":"0","journal-title":"Virtual Socket Interface Alliance"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.6312192"}],"event":{"name":". 17th International Conference on VLSI Design","location":"Mumbai, India","acronym":"ICVD-04"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261005.pdf?arnumber=1261005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:59:48Z","timestamp":1489445988000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261005","relation":{},"subject":[]}}