{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:55:34Z","timestamp":1725630934856},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261035","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"832-836","source":"Crossref","is-referenced-by-count":3,"title":["A novel technique for steady state analysis for VLSI circuits in partially depleted SOI"],"prefix":"10.1109","author":[{"given":"R.V.","family":"Joshi","sequence":"first","affiliation":[]},{"given":"K.","family":"Kroell","sequence":"additional","affiliation":[]},{"given":"C.T.","family":"Chuang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"438","article-title":"A ?m 1.8 V SOI 550 MHz 64b PowerPC microprocessor with Cu interconnects","author":"allen","year":"0","journal-title":"Dig Tech Papers ISSCC"},{"key":"ref3","first-page":"131","article-title":"A 666 MHz self-resetting 8 Port, 32×64 bits register file and latch in. ?m SOI technology","author":"joshi","year":"1998","journal-title":"Proc IEEE Intê¼l SOI Conf"},{"key":"ref6","first-page":"74","article-title":"A high performance SRAMs in 1.5 V, 0.18?m partially depleted SOI technology","author":"joshi","year":"0","journal-title":"Dig of Tech Papers Symp VLSI Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.1998.723072"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"231","DOI":"10.1109\/IEDM.2000.904299","article-title":"Controlling floating body effects for 0.13?m and 0.10?m SOI CMOS","author":"fung","year":"2000","journal-title":"Tech Digest IEDM"},{"key":"ref7","first-page":"709","article-title":"SOI digital CMOS VLSI – a design perspective","author":"chuang","year":"1999","journal-title":"Proc 36th Design Automation Conf"},{"key":"ref2","first-page":"587","article-title":"A ?m CMOS SOI technology and its application to 4 Mb SRAM","author":"schepis","year":"0","journal-title":"Tech Digest IEDM"},{"article-title":"SOI design technique","year":"2002","author":"joshi","key":"ref1"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261035.pdf?arnumber=1261035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T08:12:10Z","timestamp":1497600730000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261035\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261035","relation":{},"subject":[]}}