{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,10]],"date-time":"2026-03-10T13:10:57Z","timestamp":1773148257294,"version":"3.50.1"},"reference-count":39,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261037","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"845-851","source":"Crossref","is-referenced-by-count":111,"title":["On-chip networks: a scalable, communication-centric embedded system design paradigm"],"prefix":"10.1109","author":[{"given":"J.","family":"Henkel","sequence":"first","affiliation":[]},{"given":"W.","family":"Wolf","sequence":"additional","affiliation":[]},{"given":"S.","family":"Chakradhar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2002.1179016"},{"key":"ref38","first-page":"294","article-title":"Orion: A power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"MICRO 35"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628902"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.924826"},{"key":"ref31","year":"0"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777358"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.723009"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref35","first-page":"524","article-title":"Analysis of Power Consumption on Switch Fabrics in Network Routers","author":"ye","year":"2002","journal-title":"Design Automation Conference '02 (DAC 2002)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2000.880753"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/40.612211"},{"key":"ref11","article-title":"Interconnection Networks - An Engineering Approach","author":"duato","year":"2003"},{"key":"ref12","article-title":"Queueing Systems","author":"kleinrock","year":"1975"},{"key":"ref13","article-title":"A Case Study in Networks-on-Chip Design for Embedded Video","author":"xu","year":"2004","journal-title":"Design Automation and Test in Europe"},{"key":"ref14","article-title":"Network on chip: An architecture for billion transistor era","author":"hemani","year":"2000","journal-title":"Proceedings of the IEEE NorChip Conference"},{"key":"ref15","first-page":"424","article-title":"Efficient exploration of the SoC communication architecture design space ICCAD-2000","author":"lahiri","year":"2000","journal-title":"IEEE\/ACM International Conference on CAD"},{"key":"ref16","article-title":"Software-Based Self-Test and Diagnosis for Processors and System-on-Chips","author":"chen","year":"2003","journal-title":"University of California San Diego"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183166"},{"key":"ref28","first-page":"18","article-title":"MicroNetwork-based integration for SOCs","author":"wingard","year":"2001","journal-title":"Design Automation Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1231200"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158060"},{"key":"ref3","article-title":"NEC Boosts TCP\/IP Protocol Processing with 10 CPU Cores on One Chip","year":"2003","journal-title":"NEC Corporation Press Release"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref29","year":"0","journal-title":"in silico"},{"key":"ref5","year":"2002","journal-title":"International Technology Roadmap for Semiconductors Update"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500009"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICME.2003.1221539"},{"key":"ref2","year":"0","journal-title":"Tensilica"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","author":"smith","year":"2003","journal-title":"DAC Panel Presentation 40th Design Automation Conference (DAC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044299"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337572"},{"key":"ref23","first-page":"790","article-title":"On-chip stochastic communication","author":"dumitras","year":"2003","journal-title":"Design Automation and Test in Europe Conference"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2003.1232240"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/40.566196"}],"event":{"name":". 17th International Conference on VLSI Design","location":"Mumbai, India","acronym":"ICVD-04"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261037.pdf?arnumber=1261037","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:17:56Z","timestamp":1489436276000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261037\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261037","relation":{},"subject":[]}}