{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:33:23Z","timestamp":1729618403103,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261040","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"869-874","source":"Crossref","is-referenced-by-count":4,"title":["Estimating pre-placement FPGA interconnection requirements"],"prefix":"10.1109","author":[{"given":"P.","family":"Kannan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Bhatia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675882"},{"key":"ref11","article-title":"Congestion Estimation During Top-down Placement","volume":"21","author":"yang","year":"2002","journal-title":"IEEE Transactions on CAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1970.tb01770.x"},{"key":"ref13","first-page":"175","article-title":"A linear time heuristic for improving network partitions","author":"fiduccia","year":"1982","journal-title":"Proc 19th DAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270101"},{"key":"ref15","article-title":"Average interconnection length estimation for random and optimized placements","author":"sechen","year":"1987","journal-title":"Proc of ICCAD"},{"key":"ref16","article-title":"A Wirelength Estimation Technique Utilizing Neighborhood Density Equations","author":"hamada","year":"1992","journal-title":"Proc DAC"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1145\/639929.639945","article-title":"Apriori wirelength and interconnect estimation based on circuit characteristics","author":"balachandran","year":"2003","journal-title":"Proc SLIP"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333038"},{"key":"ref19","article-title":"RISA: Accurate and efficient Placement Routability Modeling","author":"liang eric cheng","year":"1994","journal-title":"Proc of ICCAD"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref4"},{"journal-title":"Virtex-II Platform FPGA Handbook","year":"2001","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1996.497592"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084958"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"326","DOI":"10.1145\/157485.164915","article-title":"on routability prediction for field-programmable gate arrays","author":"chan","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270177"},{"key":"ref1","article-title":"VPR: A new Packing, Placement and Routing Tool for FPGA Research","author":"betz","year":"1997","journal-title":"Proc of FPL"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1137\/0132071"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1109\/EDAC.1990.136728","article-title":"A genetic approach to standard cell placement","author":"shahookar","year":"1990","journal-title":"Proc European Design Automation Conf"},{"key":"ref23","article-title":"The placement problem as viewed from the physics of classical mechanics","author":"quinn","year":"1975","journal-title":"Proc DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261040.pdf?arnumber=1261040","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T18:00:34Z","timestamp":1705168834000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261040\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261040","relation":{},"subject":[]}}