{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:58:51Z","timestamp":1725411531110},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261041","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T17:52:40Z","timestamp":1087840360000},"page":"877-880","source":"Crossref","is-referenced-by-count":0,"title":["Digital design: the components of a new paradigm"],"prefix":"10.1109","author":[{"given":"R.","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808313"},{"journal-title":"Globally asynchronous locally synchronous systems","year":"1984","author":"chapiro","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813251"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808288"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808298"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MIM.2003.1184273"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294856"},{"key":"ref17","first-page":"398","article-title":"Using the HP 82000 for 1 Gb\/s Data Rates","author":"keezer","year":"0","journal-title":"HP Application Note"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529854"},{"article-title":"Reducing Tester Channels for High Pin out Integrated Circuits","year":"2002","author":"deb","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.808837"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2002.802964"},{"key":"ref6","first-page":"65","article-title":"A High-speed, Low Jitter differential to CMOS Logic Translator Architecture","author":"hanna","year":"0","journal-title":"CITEC 2003 (Cypress International Technical Conference)"},{"article-title":"Introduction to Electromagnetic Compatibility","year":"1992","author":"paul","key":"ref5"},{"key":"ref8","first-page":"70","article-title":"Quadrature Phase Interpolator with No Systematic Phase Error for 3.2Gbaud Phase Picking CDR","author":"agarwal","year":"0","journal-title":"CITEC 2003 (Cypress International Technical Conference)"},{"key":"ref7","article-title":"A High-Speed Differential Logic to CMOS Translator Architecture with Low Data-Dependent Jitter and Duty Cycle Distortion","author":"hanna","year":"0","journal-title":"Patent Disclosure"},{"key":"ref2","first-page":"61","article-title":"A Super Low Power Regulator in R8NLD-18 Technology","author":"maheedhar","year":"0","journal-title":"CITEC 2003 (Cypress International Technical Conference)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.814617"},{"article-title":"Quadrature Phase Interpolator with no Systematic Phase Error","year":"0","author":"agarwal","key":"ref9"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261041.pdf?arnumber=1261041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:18:20Z","timestamp":1489436300000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261041","relation":{},"subject":[]}}