{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:49:15Z","timestamp":1742395755891},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261042","type":"proceedings-article","created":{"date-parts":[[2004,6,3]],"date-time":"2004-06-03T16:14:56Z","timestamp":1086279296000},"page":"883-888","source":"Crossref","is-referenced-by-count":30,"title":["Random access scan: a solution to test power, test data volume and test time"],"prefix":"10.1109","author":[{"family":"Dong Hyun Baik","sequence":"first","affiliation":[]},{"given":"K.K.","family":"Saluja","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kajihara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011128"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.476580"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106769"},{"key":"ref13","first-page":"624","article-title":"Reconfigurable Scan Chains: A Novel Approach to Reduce Test Application Time","author":"narayanan","year":"1994","journal-title":"Proc Int Conf Computer Aided Design"},{"key":"ref14","first-page":"271","article-title":"COMPACTEST: A Method to Generate Compact Test Sets for Combinational Circuits","author":"pomeranz","year":"1994","journal-title":"Proc Int Conf VLSI Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011129"},{"key":"ref17","first-page":"282","article-title":"ATPG Based on A Novel Grid-Addressable Latch Element","author":"susheel","year":"2002","journal-title":"Proc Design Automation Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597219"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/2.769444"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378396"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.913754"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"journal-title":"Introduction to Algorithms","year":"2000","author":"cormen","key":"ref7"},{"key":"ref2","article-title":"Random Access Scan: A solution to test power, test data volume and test time","author":"baik","year":"2004","journal-title":"IEICE Tech Rep Dependable Comput"},{"key":"ref1","first-page":"50","article-title":"Testing VLSI with Random Access Scan","author":"ando","year":"1980","journal-title":"Proc of the COMPCON"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-2217(99)00284-2"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["Proceedings. 17th International Conference on VLSI Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261042.pdf?arnumber=1261042","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:25:20Z","timestamp":1489436720000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261042\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261042","relation":{},"subject":[]}}