{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:21:27Z","timestamp":1729635687888,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/icvd.2004.1261066","type":"proceedings-article","created":{"date-parts":[[2004,6,21]],"date-time":"2004-06-21T21:52:40Z","timestamp":1087854760000},"page":"1035-1040","source":"Crossref","is-referenced-by-count":6,"title":["CMOS circuit design for minimum dynamic power and highest speed"],"prefix":"10.1109","author":[{"given":"T.","family":"Raja","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Bushnell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408755"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8546-0"},{"key":"ref12","first-page":"326","article-title":"TILOS: A Posynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"Proc IEEE International Conf Computer-Aided Design"},{"journal-title":"AMPL A Modeling Language for Mathematical Programming","year":"1993","author":"fourer","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809264"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.261.0100"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643360"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6319-8"},{"journal-title":"Low Power Design Methodologies","year":"1995","author":"rabaey","key":"ref18"},{"journal-title":"A reduced constraint set linear program for low-power design of digital circuits","year":"2002","author":"raja","key":"ref19"},{"key":"ref4","first-page":"183","article-title":"Using Gate Sizing to Reduce Glitch Power","author":"berkelaar","year":"1996","journal-title":"Proc of the proRISC Workshop on Circuits Systems and Signal Processing"},{"key":"ref3","first-page":"1424","article-title":"Computing Entire Area\/Power Consumption versus Delay Trade-off Curve for Gate Sizing Using a Piecewise Linear Simulator","volume":"15","author":"berkelaar","year":"1996","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1995.512127"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1109\/EDAC.1990.136648","article-title":"Transistor Sizing in MOS Digital Circuits with Linear Programming","author":"berkelaar","year":"1990","journal-title":"Proc of the European Design Automation Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580060"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745194"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/43.365122","volume":"14","author":"chuang","year":"1995","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.568075"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183188"},{"key":"ref22","article-title":"Transistor Sizing for Switching Activity Reduction in Digital Circuits","author":"schimpfle","year":"1999","journal-title":"Proc Europ Conf Theory Design"},{"journal-title":"Low-Power CMOS VLSI Circuit Design","year":"2000","author":"roy","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.1000"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856054"},{"journal-title":"Asynchronous Sequential Switching Circuits","year":"1969","author":"unger","key":"ref25"}],"event":{"name":". 17th International Conference on VLSI Design","acronym":"ICVD-04","location":"Mumbai, India"},"container-title":["17th International Conference on VLSI Design. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8911\/28180\/01261066.pdf?arnumber=1261066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,2]],"date-time":"2020-04-02T13:41:57Z","timestamp":1585834917000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1261066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/icvd.2004.1261066","relation":{},"subject":[]}}