{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T19:47:02Z","timestamp":1729626422466,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/idt.2010.5724403","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:16Z","timestamp":1299583636000},"page":"31-36","source":"Crossref","is-referenced-by-count":3,"title":["Area efficient-high throughput sub-pipelined design of the AES in CMOS 180nm"],"prefix":"10.1109","author":[{"given":"A.","family":"Alma'aitah","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zine-Eddine","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808300"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44709-1_6","article-title":"Architectural optimization for a 1.82 Gbits\/sec VLSI implementation of the AES Rijndael algorithm","author":"kuo","year":"2001","journal-title":"Cryptographic Hardware and Embedded System (CHES) 2001"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2002.1031539"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329328"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1145\/988952.988963","article-title":"A 2 Gbit\/s balanced AES crypto-chip implementation","author":"gurkaynak","year":"2004","journal-title":"Proc Great Lakes Symp on VLSI 2004"},{"key":"ref8","article-title":"High-Speed VLSI Architectures for the AES Algorithm","volume":"12","author":"zhang","year":"2004","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1049\/ip-cds:20050296","article-title":"efficient and flexible architecture for aes","volume":"153","author":"li","year":"2006","journal-title":"IEE Proceedings Circuits Devices and Systems[see also IEE Proceedings G- Circuits Devices and Systems]"},{"key":"ref2","first-page":"193","article-title":"A 2.3 Gbit\/s fully integrated and synthesizable AES Rijndael core","author":"kim","year":"2003","journal-title":"Proc IEEE Custom Integrated Circuits Conference (CICC)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45760-7_6"},{"journal-title":"The Design of RIJNDAEL AES-The Advanced Encryption Standard","year":"2002","author":"daemen","key":"ref1"}],"event":{"name":"2010 5th International Design and Test Workshop (IDT)","start":{"date-parts":[[2010,12,14]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 5th International Design and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720574\/5724383\/05724403.pdf?arnumber=5724403","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,5]],"date-time":"2024-04-05T01:38:59Z","timestamp":1712281139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724403\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/idt.2010.5724403","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}