{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T02:25:17Z","timestamp":1725503117998},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/idt.2010.5724414","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T11:27:16Z","timestamp":1299583636000},"page":"85-90","source":"Crossref","is-referenced-by-count":0,"title":["Routability driven placement for mesh-based FPGA architecture"],"prefix":"10.1109","author":[{"given":"Mariem","family":"Turki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habib","family":"Mehrez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"ref3","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc of SPRINGER-VERLAG"},{"journal-title":"Microelectronics Center of North Carolina Research Triangle Park","article-title":"Layout synthesis benchmark set","year":"1990","key":"ref10"},{"key":"ref6","first-page":"381","article-title":"An Efficient General Cooling. Schedule for Simulated Annealing","author":"huang","year":"1986","journal-title":"Proc of the IEEE ICCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233643"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1231956.1231963"},{"key":"ref7","first-page":"1","article-title":"A congestion driven placement algorithm for FPGA sythesis","author":"zhuo","year":"0","journal-title":"internationnal Conference on Field Programmable Logic and Application 2006"},{"key":"ref2","first-page":"857","article-title":"Efficiency of components' region constrained placement to reduce FPGA's dynamic power consumption electronics","year":"2007","journal-title":"circuits and systems ICECS 14th IEEE International Conference"},{"key":"ref9","first-page":"30","article-title":"Congestion-driven Re-clustering CAD flow for low-cost FPGA","author":"chiu","year":"2009"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"}],"event":{"name":"2010 5th International Design and Test Workshop (IDT)","start":{"date-parts":[[2010,12,14]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 5th International Design and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720574\/5724383\/05724414.pdf?arnumber=5724414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:00:02Z","timestamp":1490061602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/idt.2010.5724414","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}