{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:51:37Z","timestamp":1729608697427,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1109\/idt.2010.5724424","type":"proceedings-article","created":{"date-parts":[[2011,3,8]],"date-time":"2011-03-08T06:27:16Z","timestamp":1299565636000},"page":"134-139","source":"Crossref","is-referenced-by-count":2,"title":["Parasitic memory effect in CMOS SRAMs"],"prefix":"10.1109","author":[{"given":"Sandra","family":"Irobi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261031"},{"journal-title":"On-Chip Communication Architectures System on Chip Interconnect","year":"2008","author":"pasricha","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041748"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/66.827347"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2816","DOI":"10.1109\/TED.2006.884077","article-title":"New generation of predictive technology model for sub-45nm early design exploration","volume":"53","author":"zhao","year":"2006","journal-title":"IEEE Trans on Electron Devices"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2003.1231664"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.3160"},{"key":"ref6","first-page":"1","article-title":"Capacitance variability of short range interconnects","volume":"1","author":"drysdale","year":"2007","journal-title":"Journal of Computational Electronics-Springer"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/55.144942"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232256"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050104"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1183945"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000257"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708691"}],"event":{"name":"2010 5th International Design and Test Workshop (IDT)","start":{"date-parts":[[2010,12,14]]},"location":"Abu Dhabi, United Arab Emirates","end":{"date-parts":[[2010,12,15]]}},"container-title":["2010 5th International Design and Test Workshop"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5720574\/5724383\/05724424.pdf?arnumber=5724424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T16:48:09Z","timestamp":1497890889000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5724424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,12]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/idt.2010.5724424","relation":{},"subject":[],"published":{"date-parts":[[2010,12]]}}}