{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T14:42:14Z","timestamp":1725633734909},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/idt.2011.6123099","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T17:00:45Z","timestamp":1326301245000},"page":"42-47","source":"Crossref","is-referenced-by-count":2,"title":["Performance and functional test of flip-flops using ring oscillator structure"],"prefix":"10.1109","author":[{"given":"Renato P.","family":"Ribas","sequence":"first","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]},{"given":"Andre","family":"Ivanov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.250192"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512637"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.41"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.58286"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491792"},{"key":"ref16","first-page":"201","article-title":"New paradigm of predictive MOSFET and interconnect modeling for early circuit design","author":"cao","year":"0","journal-title":"Proc of IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158098"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993846"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194707"},{"key":"ref3","first-page":"460","article-title":"A systematic DFT procedure for library cells","author":"xu","year":"0","journal-title":"Proc IEEE VLSI Test Symp (VTS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.766819"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895514"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040125"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2002.1193195"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1990.186174"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881196"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1986.295040"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2020876.2020893"}],"event":{"name":"2011 IEEE 6th International Design and Test Workshop (IDT)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 IEEE 6th International Design and Test Workshop (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111737\/6123091\/06123099.pdf?arnumber=6123099","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:10:46Z","timestamp":1490112646000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6123099\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/idt.2011.6123099","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}