{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:53Z","timestamp":1759146353090,"version":"3.44.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,12,1]],"date-time":"2011-12-01T00:00:00Z","timestamp":1322697600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/idt.2011.6123103","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T17:00:45Z","timestamp":1326301245000},"page":"62-67","source":"Crossref","is-referenced-by-count":14,"title":["A Python-based layout-aware analog design methodology for nanometric technologies"],"prefix":"10.1109","author":[{"given":"St\u00e9phanie","family":"Youssef","sequence":"first","affiliation":[{"name":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France"}]},{"given":"Farakh","family":"Javid","sequence":"additional","affiliation":[{"name":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France"}]},{"given":"Damien","family":"Dupuis","sequence":"additional","affiliation":[{"name":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France"}]},{"given":"Ramy","family":"Iskander","sequence":"additional","affiliation":[{"name":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France"}]},{"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[{"name":"University Pierre et Marie Curie (UPMC), LIP6 Laboratory, 4, Place Jussieu, 75005 Paris, France"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.08.004"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923417"},{"year":"0","key":"ref12"},{"year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2009.5338891"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/9780470547182"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2009.5290196"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339693"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"143","DOI":"10.1109\/SISPAD.2005.201493","article-title":"the impact of layout on stress-enhanced transistor performance","author":"moroz","year":"2005","journal-title":"2005 International Conference On Simulation of Semiconductor Processes and Devices"},{"key":"ref4","first-page":"2109","article-title":"A comprehensive geometrical and biasing analysis for latchup in 0.18-I1, ?m CoSI2STI CMOS structure","volume":"48","author":"goh","year":"2004","journal-title":"JSSC"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ITI.2006.1708530"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268911"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(01)00056-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2003.1194751"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353666"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1999.748181"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2000","author":"razavi","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2083810"}],"event":{"name":"2011 IEEE 6th International Design and Test Workshop (IDT)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 IEEE 6th International Design and Test Workshop (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111737\/6123091\/06123103.pdf?arnumber=6123103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T17:43:37Z","timestamp":1757526217000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6123103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/idt.2011.6123103","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}