{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T11:35:48Z","timestamp":1725536148873},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,12]]},"DOI":"10.1109\/idt.2011.6123109","type":"proceedings-article","created":{"date-parts":[[2012,1,11]],"date-time":"2012-01-11T17:00:45Z","timestamp":1326301245000},"page":"93-98","source":"Crossref","is-referenced-by-count":0,"title":["Digital circuits verification with consideration of destabilizing factors"],"prefix":"10.1109","author":[{"given":"R.","family":"Goldman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Melikyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Babayan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NSSMIC.2010.5873969"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2079951"},{"key":"ref12","article-title":"Optimization Techniques for Parallel Digital Logic Simulation","author":"meraji","year":"2011","journal-title":"IEEE Transactions on Parallel and Distributed Systems Published by the IEEE Computer Society"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837467"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970360"},{"journal-title":"Weidianzixue (Microelectronics)","article-title":"Semiconductor device\/circuit mixed-type simulation and its application in HPM effects","year":"2009","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2166076"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-0080-2_5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.4018\/ijfsa.2011040102"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jeconom.2009.02.013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1134\/S1064226911030041"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2011.6038279"},{"journal-title":"Temperature-Aware Leakage Power Modeling for Integrated Circuits and Its Application to Power-Thermal Co-Simulation","year":"2010","author":"tseng","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MIM.2011.5704807"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028411"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11432-011-4366-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEMC.2010.2052053"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558869"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2009.2033572"},{"journal-title":"Synopsys","year":"2011","key":"ref20"}],"event":{"name":"2011 IEEE 6th International Design and Test Workshop (IDT)","start":{"date-parts":[[2011,12,11]]},"location":"Beirut, Lebanon","end":{"date-parts":[[2011,12,14]]}},"container-title":["2011 IEEE 6th International Design and Test Workshop (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6111737\/6123091\/06123109.pdf?arnumber=6123109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:32:22Z","timestamp":1490110342000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6123109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/idt.2011.6123109","relation":{},"subject":[],"published":{"date-parts":[[2011,12]]}}}