{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:05:59Z","timestamp":1729638359665,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727080","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T23:35:43Z","timestamp":1391211343000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Accurate and efficient identification of worst-case execution time for multicore processors: A survey"],"prefix":"10.1109","author":[{"given":"Hamid","family":"Mushtaq","sequence":"first","affiliation":[]},{"given":"Zaid","family":"Al-Ars","sequence":"additional","affiliation":[]},{"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"456","article-title":"Performance analysis of embedded software using implicit path enumeration","author":"steven li","year":"1995","journal-title":"Proc ACM\/IEEE 21st Ann Design Automation Conf"},{"journal-title":"Using a Model Checker to Determine Worst-case Execution Time","year":"2009","author":"kim","key":"17"},{"key":"18","first-page":"2283","article-title":"Shared data caches conflicts reduction for wcet computation in multi-core architectures","author":"lesage","year":"2010","journal-title":"Proceedings of the 18th International Conference on Real-Time and Network Systems"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.55"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2011.27"},{"key":"16","article-title":"Making shared caches more predictable on multicore platforms","author":"kenna","year":"2013","journal-title":"Euromicro Conference on Real-Time Systems"},{"key":"13","first-page":"68","article-title":"Using bypass to tighten wcet estimates for multi-core processors with shared instruction caches","author":"hardy","year":"2009","journal-title":"Proc 20th Symp Real-Time Systems"},{"key":"14","article-title":"Comparison of implicit path enumeration and model checking based wcet analysis","author":"huber","year":"2009","journal-title":"Proceedings of 2nd International Workshop on Worst-Case Execution Time Analysis (WCET'02)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488962"},{"key":"12","first-page":"103","article-title":"Towards wcet analysis of multicore architectures using uppaal","author":"gustavsson","year":"2010","journal-title":"Proc Int Workshop Worst-Case Execution Time Anal"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"20","first-page":"257","article-title":"Performance estimation of embedded software with instruction cache modeling","author":"steven li","year":"1999","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"22","first-page":"134","article-title":"Predicated worst-case execution-time analysis","author":"marref","year":"2009","journal-title":"Proceedings of the 14th Ada-Europe International Conference on Reliable Software Technologies"},{"key":"23","first-page":"334","article-title":"Why model checking can improve wcet analysis","author":"metzner","year":"2004","journal-title":"Computer Aided Verification Volume 3114 of Lecture Notes in Computer Science"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/SC.Companion.2012.98"},{"key":"25","doi-asserted-by":"crossref","first-page":"97","DOI":"10.1145\/1508284.1508256","article-title":"Kendo:Efficient deterministic multithreading in software","volume":"44","author":"olszewski","year":"2009","journal-title":"SIGPLAN Not"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"27","article-title":"Challenges of wcet analysis in cots multicore due to different levels of abstraction","author":"shah","year":"2013","journal-title":"Workshop on High-performance and Real-time Embedded Systems (HiRES 2013)"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391545"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008141130870"},{"key":"3","first-page":"200","author":"behrmann","year":"2004","journal-title":"A Tutorial on Uppaal"},{"year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176555"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2012.26"},{"key":"6","first-page":"98","article-title":"Deterministic execution model on cots hardware","author":"boniol","year":"2012","journal-title":"Proceedings of the 25th International Conference on Architecture of Computing Systems"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2008.6"},{"key":"5","article-title":"The deterministic execution hammer:How well does it actually pound nails","author":"bergan","year":"2011","journal-title":"2nd Workshop on Determinism and Correctness in Parallel Programming"},{"key":"31","doi-asserted-by":"crossref","first-page":"561","DOI":"10.1145\/2331147.2331166","article-title":"A model checking based approach to bounding worstcase execution time for multicore processors","volume":"11","author":"wu","year":"2012","journal-title":"ACM Trans Embed Comput Syst"},{"key":"4","first-page":"16","article-title":"Requirements for and design of a processor with predictable timing","volume":"3471","author":"berg","year":"2004","journal-title":"Perspectives Workshop Design of Systems with Predictable Behaviour of Dagstuhl Seminar Proceedings IBFI Schloss Dagstuhl"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2001.933995"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1811212.1811220"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727080.pdf?arnumber=6727080","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T07:05:29Z","timestamp":1498115129000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727080\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727080","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}