{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:08:30Z","timestamp":1730261310802,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727102","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T18:35:43Z","timestamp":1391193343000},"page":"1-3","source":"Crossref","is-referenced-by-count":1,"title":["Performance comparison between air-gap based coaxial TSV and conventional circular TSV in 3D-ICs"],"prefix":"10.1109","author":[{"given":"Khaled","family":"Salah","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"151","article-title":"High frequency electrical circuit model of chip-to-chip vertical via interconnection for 3-D chip stacking package","author":"ryu","year":"2005","journal-title":"IEEE 11th Electrical Performance of Electronic Packaging Topical Meeting"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"year":"0","key":"10"},{"key":"1","first-page":"151","article-title":"High frequency electrical circuit model of chip-to-chip vertical via interconnection for 3-D chip stacking package","author":"ryu","year":"2005","journal-title":"IEEE 11th Electrical Performance of Electronic Packaging Topical Meeting"},{"key":"7","article-title":"High rF performance tSV silicon carrier for high frequency application","author":"ho","year":"2008","journal-title":"Electronic Components and Technology Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.10.006"},{"key":"5","article-title":"Electrical modeling and characterization of through silicon via for three-Dimensional iCs","volume":"57","author":"tucchi","year":"2010","journal-title":"IEEE Transactions on Electron Devices"},{"key":"4","first-page":"351","article-title":"Electrical characterization of through silicon via depending on structural and material parameters based on 3D full wave simulation","author":"pak","year":"0","journal-title":"Electromagnetic Electronic Materials and Packaging 2007 Conf"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081658"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654244"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727102.pdf?arnumber=6727102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:43:33Z","timestamp":1490208213000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727102","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}