{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:01:03Z","timestamp":1725444063427},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727105","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T23:35:43Z","timestamp":1391211343000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Automated flow for generating CMOS custom memory bit map between logical and physical implementation"],"prefix":"10.1109","author":[{"given":"Baker","family":"Mohammad","sequence":"first","affiliation":[]},{"given":"Nadeem","family":"Eleyan","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Seok","sequence":"additional","affiliation":[]},{"given":"Hong","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327984"},{"key":"2","article-title":"Verification of gate level model for custom design in scan mode","author":"seok","year":"2007","journal-title":"IEEE Microprocessor Test and Verification"},{"journal-title":"Computer Organization &Design","year":"2005","author":"hennessy","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386979"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"5","first-page":"274","article-title":"Impact and cost of modeling memories for aTPG for partial scan designs","author":"yadavalli","year":"1997","journal-title":"Proc of International Test Conference"},{"journal-title":"Version E-2010 12-SP2","year":"2010","key":"4"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743142"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727105.pdf?arnumber=6727105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,30]],"date-time":"2021-03-30T21:12:05Z","timestamp":1617138725000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6727105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727105","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}