{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:07:46Z","timestamp":1730261266307,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727115","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T18:35:43Z","timestamp":1391193343000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Power constraints test scheduling of 3D stacked ICs"],"prefix":"10.1109","author":[{"given":"Surajit Kumar","family":"Roy","sequence":"first","affiliation":[]},{"given":"Joy Sankar","family":"Sengupta","sequence":"additional","affiliation":[]},{"given":"Chandan","family":"Giri","sequence":"additional","affiliation":[]},{"given":"Hafizur","family":"Rahaman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/92.585217"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1023\/B:JETT.0000009314.39022.78"},{"key":"1","first-page":"72","article-title":"Scheduling tests for 3D stacked chips under power constraints","author":"gupta","year":"2011","journal-title":"IEEE International Symposium on Electronic Design Test & Applications (DELTA"},{"year":"0","author":"lee","journal-title":"Test Challenges for 3D Integrated","key":"7"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/MDT.2005.136"},{"key":"5","first-page":"385","article-title":"An integrated framework for the design and optimization of soc test solutions","volume":"18","author":"larsson","year":"2002","journal-title":"JETTA Special Issue on Plug-and PlayTest Automation for System-on-A-Chip"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/VTEST.1993.313316"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727115.pdf?arnumber=6727115","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:12:07Z","timestamp":1490206327000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727115\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727115","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}