{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:08:07Z","timestamp":1730261287977,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727118","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T18:35:43Z","timestamp":1391193343000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Energy consumption in reconfigurable mpsoc architecture: Two-level caches optimization oriented approach"],"prefix":"10.1109","author":[{"given":"A.","family":"Bengueddach","sequence":"first","affiliation":[]},{"given":"B.","family":"Senouci","sequence":"additional","affiliation":[]},{"given":"S.","family":"Niar","sequence":"additional","affiliation":[]},{"given":"B.","family":"Beldjilali","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Dynamic Tuning of Configurable Architectures The A WW Online Algorithm","year":"2008","author":"huang","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164950"},{"key":"13","article-title":"The Multi2Sim simulation frameworkComputer architecture and high performance computing","author":"ubal","year":"2007","journal-title":"SBAC-PAD 19th International Symposium on Computer Architecture and High Performance Computing"},{"journal-title":"McPAT 1 0 An Integrated Power Area and Timing Modeling Framework for Multicore Architectures\"","year":"0","author":"li","key":"14"},{"key":"11","first-page":"164","article-title":"Cache configuration exploration on prototyping platforms","volume":"0","author":"zhang","year":"2003","journal-title":"14th IEEE Interational Workshop on Rapid System Prototyping"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081429"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195540"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268850"},{"key":"10","article-title":"Multi-objective design space exploration using genetic algorithms","author":"palesi","year":"2002","journal-title":"Internacional Wordshop on Hardware\/Software Codesign"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/11847083_8"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364686"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/11802839_31"},{"key":"4","article-title":"Ahighly-configurablecache architecture for embedded systems","author":"zhang","year":"2000","journal-title":"the 20th Annual International Symposium on Computer Architecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804107"},{"key":"8","article-title":"Selective cache ways \"on-demand cache resource allocation","author":"albonesi","year":"2000","journal-title":"Journal of Instruction Level Parallelism"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727118.pdf?arnumber=6727118","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:11:30Z","timestamp":1490296290000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727118\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727118","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}