{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T13:28:54Z","timestamp":1725542934111},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727131","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T18:35:43Z","timestamp":1391193343000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Spatio-temporal scheduling for 3D reconfigurable & multiprocessor architecture"],"prefix":"10.1109","author":[{"given":"Quang-Hai","family":"Khuat","sequence":"first","affiliation":[]},{"given":"Quang-Hoa","family":"Le","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Chillet","sequence":"additional","affiliation":[]},{"given":"Sebastien","family":"Pillement","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"2317","article-title":"Design space exploration for 3d integrated circuits","author":"xie","year":"2008","journal-title":"Solid-State and Integrated-Circuit Technology 2008 ICSICT 2008 9th International Conference on"},{"journal-title":"3d Floorplanning of Low-power and Area-efficient Network-on-chip Architecture","year":"2011","author":"xue","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043279"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/EMRTS.2000.853990"},{"key":"6","article-title":"Pfair scheduling improvement to reduce interprocessor migrations","author":"aoun","year":"2008","journal-title":"15th International Conference on Real-Time and Network Systems (RTNS)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IPPS.1995.395946"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01940883"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727131.pdf?arnumber=6727131","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T18:43:36Z","timestamp":1490208216000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727131\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727131","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}