{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T22:46:17Z","timestamp":1747867577148},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727132","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T23:35:43Z","timestamp":1391211343000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Exploring test opportunities for memory and interconnects in 3D ICs"],"prefix":"10.1109","author":[{"given":"Mottaqiallah","family":"Taouil","sequence":"first","affiliation":[]},{"given":"Mihai","family":"Lefter","sequence":"additional","affiliation":[]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809248"},{"year":"0","key":"17"},{"year":"0","key":"18"},{"journal-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity Bandwidth and Power Efficiency","year":"2010","author":"saban","key":"15"},{"year":"2012","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139181"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2011.52"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2194784"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139141"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139179"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457087"},{"key":"29","first-page":"1","article-title":"Memory testing with a rISC microcontroller","author":"goor","year":"2011","journal-title":"Design Automation &Test in Europe Conference 2010"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"year":"0","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090661"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"5","first-page":"208","article-title":"Scan chain design for threedimensional integrated circuits (3d ics)","author":"wu","year":"2007","journal-title":"Intl Conf on Computer Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437621"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687434"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727132.pdf?arnumber=6727132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T22:15:18Z","timestamp":1490220918000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727132","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}