{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:48:48Z","timestamp":1729633728742,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727134","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T18:35:43Z","timestamp":1391193343000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["NOCBENCH: NOC synthesis benchmarks"],"prefix":"10.1109","author":[{"given":"Omar","family":"Hammami","sequence":"first","affiliation":[]},{"given":"Xinyu","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268999"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.13"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084857"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357983"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.113"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011205"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"21","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCAD.2003.810748","article-title":"A linear programming-based algorithm for fllorplanning in vLSI design","volume":"22","author":"kim","year":"2003","journal-title":"IEEE Transactions on Computer-Aided Design ofIntegrated Circuits and Systems"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.71"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"year":"0","key":"23"},{"year":"0","key":"24"},{"year":"0","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176452"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.82"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263029"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ACQED.2012.6320492"},{"key":"3","article-title":"A framework for cosynthesis of memory and communication architectures for mpsoc","volume":"26","author":"dutt","year":"2007","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"2","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1016\/j.sysarc.2007.07.006","article-title":"Designing efficient irregular networks for heterogeneous systems-on-chip","volume":"54","author":"neeb","year":"2008","journal-title":"Journal of Systems Architecture"},{"journal-title":"Networks on Chips A New SoC Paradigm","year":"2002","author":"benini","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2004592"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.925775"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"4","article-title":"Topology synthesis of cascaded crossbar switches","volume":"28","author":"chung","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"International Technology Roadmap for Semiconductor","year":"2009","key":"9"},{"journal-title":"A Rudimentary Graph Generator","year":"1998","author":"rinaldi","key":"8"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727134.pdf?arnumber=6727134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:05:28Z","timestamp":1498100728000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727134","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}