{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:40:32Z","timestamp":1729651232520,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/idt.2013.6727147","type":"proceedings-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T18:35:43Z","timestamp":1391193343000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Test set embedding into accumulator-generated sequences targeting hard-to-detect faults"],"prefix":"10.1109","author":[{"given":"I.","family":"Voyiatzis","sequence":"first","affiliation":[]},{"given":"S.","family":"Neophytou","sequence":"additional","affiliation":[]},{"given":"M.","family":"Michaeel","sequence":"additional","affiliation":[]},{"given":"S.","family":"Hadjitheophanous","sequence":"additional","affiliation":[]},{"given":"C.","family":"Sgouropoulou","sequence":"additional","affiliation":[]},{"given":"C.","family":"Efstathiou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"27","article-title":"LFSR-based deterministic and pseudorandom test pattern generator structures","author":"dufaza","year":"1991","journal-title":"Proc European Test Conference"},{"journal-title":"Built-In Test for VLSI Pseudorandom Techniques","year":"1987","author":"bardell","key":"2"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.182"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.69"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743181"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.384416"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.178"},{"key":"8","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE:An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"2013 Design and Test Symposium (IDT)","start":{"date-parts":[[2013,12,16]]},"location":"Marrakesh, Morocco","end":{"date-parts":[[2013,12,18]]}},"container-title":["2013 8th IEEE Design and Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6717187\/6727071\/06727147.pdf?arnumber=6727147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T03:05:36Z","timestamp":1498100736000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6727147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/idt.2013.6727147","relation":{},"subject":[],"published":{"date-parts":[[2013,12]]}}}