{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T04:08:13Z","timestamp":1730261293310,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/idt.2014.7038583","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T15:01:34Z","timestamp":1424185294000},"page":"36-38","source":"Crossref","is-referenced-by-count":5,"title":["Efficient embedded SoC hardware\/software codesign using virtual platform"],"prefix":"10.1109","author":[{"given":"Magdy A.","family":"El-Moursy","sequence":"first","affiliation":[]},{"given":"Ayman","family":"Sheirah","sequence":"additional","affiliation":[]},{"given":"Mona","family":"Safar","sequence":"additional","affiliation":[]},{"given":"Ashraf","family":"Salem","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176558"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"journal-title":"System-on-a-Chip Design and Test","year":"2000","author":"rajsuman","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2011.9"},{"key":"6","article-title":"Architecture exploration of multicore systemson-chip using a TLM-based framework","volume":"10","author":"safar","year":"2013","journal-title":"IJCSI International Journal of Computer Science Issues"},{"key":"5","first-page":"1","article-title":"Creating virtual platform for cloud computing","author":"sujatha","year":"2010","journal-title":"Proc IEEE Int Conf Comput Intell Comput Res"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2010.5669196"},{"journal-title":"Mentor Graphics\ufffd Vista Architect? Tool","year":"0","key":"9"},{"key":"8","first-page":"359","article-title":"System-level development and verification framework for high-performance system accelerator","author":"wang","year":"2009","journal-title":"Proc IEEE Int'l Symp VLSI Design Automation and Test"}],"event":{"name":"2014 9th International Design & Test Symposium (IDT)","start":{"date-parts":[[2014,12,16]]},"location":"Algeries, Algeria","end":{"date-parts":[[2014,12,18]]}},"container-title":["2014 9th International Design and Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021862\/7038563\/07038583.pdf?arnumber=7038583","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T23:57:58Z","timestamp":1490313478000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7038583\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/idt.2014.7038583","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}