{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:17:18Z","timestamp":1763468238030,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/idt.2014.7038589","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T15:01:34Z","timestamp":1424185294000},"page":"67-72","source":"Crossref","is-referenced-by-count":13,"title":["Integration of STT-MRAM model into CACTI simulator"],"prefix":"10.1109","author":[{"given":"S.","family":"Arcaro","sequence":"first","affiliation":[]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[]},{"given":"M.","family":"Indaco","sequence":"additional","affiliation":[]},{"given":"D.","family":"Pala","sequence":"additional","affiliation":[]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[]},{"given":"Elena I.","family":"Vatajelu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1063\/1.1462872"},{"journal-title":"International Technology Roadmap for Semiconductors Semiconductor Industries Association","year":"2011","key":"17"},{"journal-title":"Qemu","year":"2014","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105348"},{"journal-title":"Designing Giga-scaleMemory Systems with STTRAM","year":"2011","author":"smullen","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810048"},{"key":"11","first-page":"203","article-title":"Accelerating enterprise solid-state disks with non-volatile merge caching","author":"iv","year":"2010","journal-title":"Proceedings of the First International Green Computing Conference"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"3","first-page":"948","article-title":"The 3-d stacking bipolar rram for high density \" nanotechnology","volume":"11","author":"chen","year":"2012","journal-title":"IEEE Transactions on"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"1","doi-asserted-by":"crossref","first-page":"459","DOI":"10.1109\/IEDM.2005.1609379","article-title":"A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram","author":"hosomi","year":"2005","journal-title":"Electron Devices Meeting 2005 IEDM Technical Digest IEEE International"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches","year":"2009","author":"muralimanohar","key":"10"},{"key":"7","first-page":"1313","article-title":"Asymmetry of mtj switching and its implication to stt-ram designs","volume":"2012","author":"zhang","year":"2012","journal-title":"Design Automation and Test in Europe Conference and Exhibition"},{"key":"6","first-page":"1724","article-title":"Design margin exploration of spin-transfer torque ram (stt-ram) in scaled technologies,\" very large scale integration (vlsi) systems","volume":"18","author":"chen","year":"2010","journal-title":"IEEE Transactions on"},{"key":"5","first-page":"1710","article-title":"Design paradigm for robust spin-torque transfer magnetic ram (stt mram) from circuit\/architecture perspective,\" very large scale integration (vlsi) systems","volume":"18","author":"li","year":"2010","journal-title":"IEEE Transactions on"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034414"},{"journal-title":"Cacti 5 0","year":"2007","author":"thoziyoor","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993623"}],"event":{"name":"2014 9th International Design & Test Symposium (IDT)","start":{"date-parts":[[2014,12,16]]},"location":"Algeries, Algeria","end":{"date-parts":[[2014,12,18]]}},"container-title":["2014 9th International Design and Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021862\/7038563\/07038589.pdf?arnumber=7038589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T01:44:51Z","timestamp":1498182291000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7038589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/idt.2014.7038589","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}