{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:15:36Z","timestamp":1729649736658,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/idt.2014.7038600","type":"proceedings-article","created":{"date-parts":[[2015,2,17]],"date-time":"2015-02-17T20:01:34Z","timestamp":1424203294000},"page":"130-135","source":"Crossref","is-referenced-by-count":1,"title":["Modeling sequential circuits with shared structurally synthesized BDDs"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihhail","family":"Marenkov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitri","family":"Mironov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Viies","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"2","first-page":"75","article-title":"Test generation for digital circuits with alternative graphs","author":"ubar","year":"1976","journal-title":"TU Tallinn"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041783"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"6","first-page":"250","article-title":"Structural fault collapsing by superposition of bdds for test geberation in digital circuits","author":"ubar","year":"2010","journal-title":"ISQED'11"},{"key":"5","first-page":"61","article-title":"On the obdd-representation of general boolean functions","volume":"c 41","author":"liaw","year":"1992","journal-title":"IEEE Trans on Comp"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3"},{"key":"9","doi-asserted-by":"crossref","first-page":"1008","DOI":"10.1109\/T-C.1973.223637","article-title":"Fault folding for irredundant and redundant circuits","volume":"c 22","author":"to","year":"1973","journal-title":"IEEE Trans on Comp"},{"key":"8","article-title":"A neutral netlist of 10 benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"ITC"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.20"}],"event":{"name":"2014 9th International Design & Test Symposium (IDT)","start":{"date-parts":[[2014,12,16]]},"location":"Algeries, Algeria","end":{"date-parts":[[2014,12,18]]}},"container-title":["2014 9th International Design and Test Symposium (IDT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7021862\/7038563\/07038600.pdf?arnumber=7038600","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:44:51Z","timestamp":1498196691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7038600\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/idt.2014.7038600","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}